Back
RTQ:

Syntax:

Description:

The RTQ (register-file to queue) instruction copies the contents of the specified registers into a destination queue. The destination queue can be a local or a remote one. The RTQ can become a delayed RTQ (or DTQ) according to the DTQ-offset (see the LAL instruction). The burst length, remote communication offsets, and rtq-mode (i.e., whether delayed or not) are decoded from the last value stored by the LAL instruction. The register-file is read via Port4.

Microcode Pattern:

Takes "burst lenght" cycles to execute.
    Example: MASM code see below.

	  
ADDR   DISP     C5  MCC   STKC  FLW  IOC  AGU   ASEL BS5 P5 BS4 C4 P4  MPC 
---------------------------------------------------------------------------
03C1: 000a0000   0    -     -    -    -    -      -   0  00  0   0 00    - 
03C2: 00000000   0    -     -    -    -     D     -   0  00  0   0 00    - 
03C3: 00000000   0    -     -    -    -    -     LAL  0  00  0   0 00    - 
03C4: 00000000   0    -     -    -    -    -      -   0  00  0   0 00    - *
03C5: 00000000   0   R2Q    -    -    -    -      -   0  00  0   0 0a    - 
03C6: 00000000   0    -     -    -    -    -      -   0  00  0   0 0b    - 
03C7: 00000000   0    -     -    -    -    -      -   0  00  0   0 0c    - 
03C8: 00000000   0    -     -    -    -    -      -   0  00  0   0 0d    - 
03C9: 00000000   0    -     -    -    -    -      -   0  00  0   0 0e    - 
03CA: 00000000   0    -     -    -    -    -      -   0  00  0   0 0f    - 
03CB: 00000000   0    -     -    -    -    -      -   0  00  0   0 10    - 
03CC: 00000000   0    -     -    -    -    -      -   0  00  0   0 11    - 
03CD: 00000000   0    -     -    -    -    -      -   0  00  0   0 12    - 
03CE: 00000000   0    -     -    -    -    -      -   0  00  0   0 13    - 
---------------------------------------------------------------------------

* - The distance between LAL and R2Q is 2 cycles.

Example 2:

Delayed RTQ (DTQ-offset=0x2000000000000000)
ADDR   DISP     C5  MCC   STKC  FLW  IOC  AGU   ASEL BS5 P5 BS4 C4 P4  MPC 
---------------------------------------------------------------------------
00597: 20090000  0    -    -     -    -    -    -     0  00  0   0 52    - 
00598: 00000000  0    -    -     -    -    D    -     0  00  0   0 53    - 
00599: 00000000  0    -    -     -    -    -    LAL   0  00  0   0 00    - 
0059A: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
0059B: 00000000  0   R2Q   -     -    -    -    -     0  00  0   0 00    - 
0059C: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
0059D: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
0059E: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
0059F: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
005A0: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
005A1: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
005A2: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
005A3: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
005A4: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
005A5: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
005A6: 00000000  0    -    -     -    -    -    -     0  00  0   0 00    - 
005A7: 00000000  0    -    -     -    -    -    -     0  00  0   0 54    - 
005A8: 00000000  0    -    -     -    -    -    -     0  00  0   0 55    - 
005A9: 00000000  0    -    -     -    -    -    -     0  00  0   0 56    - 
005AA: 00000000  0    -    -     -    -    -    -     0  00  0   0 57    - 
005AB: 00000000  0    -    -     -    -    -    -     0  00  0   0 58    - 
005AC: 00000000  0    -    -     -    -    -    -     0  00  0   0 59    - 
005AD: 00000000  0    -    -     -    -    -    -     0  00  0   0 5A    - 
005AE: 00000000  0    -    -     -    -    -    -     0  00  0   0 5B    - 
005AF: 00000000  0    -    -     -    -    -    -     0  00  0   0 5c    - 
---------------------------------------------------------------------------
Exceptions :

Configuration Register: 0x20 (CrMemExc)

Exception No. Mask R/W Access Name
[15] 00000000 00008000 RW Direction FIFO Full
[16] 00000000 00010000 RW Local FIFO Full

Example :

!! EXAMPLE 1: (Microcode pattern 1)

AGU_D ZERO 0x000a000000000000                    
  !! AGU output, with the encoding: burst = 10, local communication
LAL 0                                            
  !! Loads the output of the AGU
RTQ 0xA 0xB 0xC 0xD 0xE 0xF 0x10 0x11 0x12 0x13  
  !! Copies the data of registers [0xa:0x13] to the local queue
  
!! EXAMPLE 2: (Microcode pattern 2)

AGU_D ZERO 0x2009000000000000
  !! AGU output, with the encoding: burst = 9, local communication
  !! Delayed RTQ (DTQ-offset = 0x2000000000000000)
LAL 0
  !! Loads the output of the AGU
RTQ 0x54 0x55 0x56 0x57 0x58 0x59 0x5A 0x5B 0x5C
  !! Copies the data of registers [0x54:0x5C] to the local queue

APE Group Zeuthen. 2003

$Id: syntax.php,v 1.8 2004/08/04 09:25:34 noe Exp $